Abstract-In this paper, a novel isolated dc-dc converter topology for medium-voltage (MV) applications is proposed by combining the advantages of resonant converters and dual active bridge (DAB) converters. In normal load scenario, this converter operates in an open loop resonant mode with a fixed switching frequency equals to the resonant frequency of the series resonant tank. Thus, zero voltage turn on at primary side and zero current turn off at secondary side are secured from zero to full load. When overload happens, the resonant capacitors will be clamped to the output voltage by the additional paralleled diodes. The proposed converter automatically switches to resonant and DAB mixed operation mode; therefore, the resonant current is naturedly limited. With zero to full load range soft switching and fast overload protection, the proposed topology is especially suitable for MV medium frequency applications utilizing high-voltage SiC MOSFETs. The converter operation modes are analyzed using time-domain waveforms and graphical state trajectory to derive the quantitative relationship between duty cycle, output voltage, and the overload current. Based on these relationships, a predictive duty cycle control is proposed to further limit the overload current of the resonant tank by sensing the output voltage. Combing the proposed topology and the predictive control, cycle-by-cycle overload and shortcircuit protections are achieved. To fully utilize the capability of the 15-kV SiC MOSFET, magnetizing inductance, dead time, MV transformer, and resonant components are optimized with the operating range of 6-12 kV and 20-100 kHz. An experimental prototype running at 6 kV and 40 kHz is successfully tested with peak efficiency exceeding 98%. Test waveforms at no load and 10-kW full load validate the zero to full load range soft switching capability. Short circuit protection test demonstrates a 25-µs overload protection speed.
A Medium-Voltage Medium-Frequency Isolated DC-DC Converter Based on 15-kV SiC MOSFETs
In such applications, an isolated MV dc-dc converter plays a critical role to connect different dc systems and energy resources. Isolated MV dc-dc converter is also a key stage in traction and solid-state transformers [3] [4] [5] [6] . Because of the limited voltage capability of power semiconductor devices, multilevel topologies are usually used in MV applications, such as neutral point clamped multilevel converters, cascaded H-bridge, and modular multilevel converters [7] . In recent years, the development of high-voltage wide bandgap devices provides an opportunity to use simple and reliable two-level converters for MV power conversions. Specifically, the 15-kV silicon carbide (SiC) power MOSFETs with fast switching speed are promising device technology for reducing the size, weight, and complexity of MV converters [8] , [9] . However, due to the high operation voltages, potentially from 6 to 12 kV, a significant amount of energy stored in the parasitic output capacitance is discharged during each turn-ON event [10] , [11] , leading to a high turn-ON loss. This high turn-ON loss limits its operating frequency to less than 10 kHz [11] . Zero voltage turn ON is therefore extremely useful to eliminate this loss and increase the switching frequency.
Among numerous two-level topologies [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] , resonant converters and dual active bridge (DAB) converters are attractive for isolated power conversions because of their high efficiency resulting from excellent soft switching capability. DAB dc-dc converters have advantages, such as simple structure, zero voltage switching (ZVS) capability, and, most importantly, easy to achieve a reliable start-up and overload protection [12] , [13] . But it loses ZVS at light load operation. Together with its high turn-OFF current, the overall efficiency is deteriorated [14] . On the other hand, the series resonant converter can realize ZVS turn-ON from zero to full load range. It is widely adopted by many for fixed voltage gain applications such as the dc transformer in power supplies. It is also utilized in an MV IGBT-based power electronic traction transformer by ABB [15] . It has lower turn-OFF current compared with the DAB [15] , [16] . The series resonant converter is normally designed to operate at its resonant frequency to obtain the highest efficiency. However, during overload and start-up, extreme high current and voltage stress appear in the resonant tank due to its close to zero impedance characteristic [17] . This can cause fatal failure of the converter. The resonant tank's impedance and the voltage across it are the two determinants of its overload current. Reducing the duty cycle during overload can reduce the voltage across the resonant tank [17] . In [18] , the impedance of the resonant tank is effectively increased by making the switching frequency much higher than the resonant frequency. However, neither methods can secure cycle-by-cycle protection. References [18] and [19] can realize fast overload protection by clamping the voltage across the resonant capacitor using additional diode or auxiliary circuit. Resonant capacitor is bypassed under overload operations, thus, the impedance of the converter increases. However, for MV application, using fast MV diodes for only the abnormal protection is not cost effective, while the added transformer in the auxiliary circuit in [19] leads to galvanic isolation challenge. Simplified optimal trajectory control for LLC resonant converter is discussed in [20] . At the transient instant, the state variables are controlled to follow the desired trajectory, which improves the transient response and limits the resonant current.
To solve the start-up and overload protection issues of the resonant converter such that it can be used for robust and rugged MV dc applications, an isolated dc-dc bus converter combining resonant converter and DAB is proposed [23] . By utilizing two splitting resonant capacitors at the low voltage (LV) side, it is possible to bypass them with paralleled LV diodes when overload happens. The impedance of the resonant tank is then naturally increased. Cycle-by-cycle overload protection can therefore be realized. A novel predictive duty cycle control is applied by only sensing the output voltage to further limit the resonant current. The proposed converter has the advantages of high efficiency and high reliability for MV applications.
This paper is devoted to the detailed analysis and demonstration of the hybrid dc-dc converter for MV applications, utilizing 15-kV SiC MOSFETs as the MV medium-frequency switch. This paper is structured into six sections. In Section II, the proposed hybrid dc-dc converter with intrinsic resonant current limit capability is introduced. The basic operation principles under both normal-and overload scenarios are presented. In Section III, an adaptive duty cycle control is proposed to further limit the overload current by sensing the LV side dc bus voltage V LV . Section IV presents the power stage and resonant tank design considerations for the emerging 15-kV SiC MOSFETs to fully utilize their capability. Experimental results of a 6-kV, 10-kW, 40-kHz prototype are presented in Section V to validate the wide load range ZVS and cycle-by-cycle short circuit protection. Measured efficiency of the prototype is above 97% from 20% to 100% load. Fig. 1 shows the proposed resonant and DAB hybrid dc-dc converter [23] . On the MV side, a half-bridge configuration is used because of the relatively small MV side current. This also minimizes the number of MV devices and associated gate driver circuits. Hence, this topology can be considered the simplest MV dc-dc converter from MV switch count point of view. C dc1 and C dc2 are dc bus capacitors on the MV side. L m and n are the magnetizing inductance and turns ratio of the transformer, respectively. L s is the resonant inductor, which can be integrated into the transformer as the leakage inductance. On the LV side, C r1 and C r2 are the resonant capacitors with D 3 and D 4 in parallel for overload current limiting. Q 1 and Q 2 are the main active switches on the MV side, while Q r1 and Q r2 are the synchronous rectifier switches on the LV side. To simplify the analysis, the following assumptions are made:
II. OPERATION PRINCIPLE
1) parasitic capacitors of semiconductors and transformer are ignored; 2) C dc1 and C dc2 have large capacitance and evenly share the total MV side voltage; 3) C LV_dc is much larger than C r1 and C r2 and keeps V LV constant within one switching period; 4) the capacitance of C r1 equals to that of C r2 .
A. Normal Load Operation
Under normal load condition, the proposed converter operates like a conventional series resonant converter with openloop control. D 3 and D 4 do not conduct in this scenario. Equivalent circuit of the converter is given in Fig. 2 . In order to achieve the best efficiency, the series resonant dc-dc converter is designed to operate at its series resonant frequency f r as shown in (1) . Q 1 and Q 2 are symmetrically switched in each switching period with duty cycle close to 0.5. The converter voltage gain V MV /V LV equals to the transformer's turns ratio-n
where
Graphical state-trajectory [20] , [24] is an effective tool for analyzing resonant converters. Under normal load condition, the steady-state trajectory of the proposed converter is presented in Fig. 3 . The x-axis is the voltage across C r1 , while the y-axis is the current of resonant inductor L s multiplied by 
As can be seen from Fig. 3 , the trajectory has a center of (V MV /2n, 0), while its radius depends on the load. In steady state, the net change of V LV over a complete switching cycle is zero. Considering the charge balance of C LV_dc , (3) can be found. Replacing i Ls in (3) with r nor sin ω r t/Z r , the relationship between r nor (radius under normal load operation) and load current can be given by (4) . When there is no load, the radius will be zero. Heavier load leads to a larger radius. r nor is designed to be less than V MV /2n for normal load operation as shown in (5). This implies that the voltage across C r1 and C r2 should not be over V LV or under 0 V. Combining (4) and (5), the critical load R cri is derived as (6) . When load is heavier than R cri , D 3 and D 4 will start clamping the voltage across C r1 and C r2
B. Overload Operation
In overload scenario (R < R cri ), both the resonant current and the voltages across C r1 and C r2 increase. This is especially critical when short circuit occur (R = 0). Once V Cr1 or V Cr2 reaches V LV , D 4 or D 3 starts conducting. C r1 and C r2 will therefore be bypassed. The proposed converter then switches from the pure resonant mode to a resonant and DAB mixed mode. The operation modes and equivalent circuits under overload condition are given in within each switching period, where four modes in each half cycle are typical. Thus, only four modes will be discussed in this paper. Q 1 and Q 2 are complementary switched with the same ON-and OFF-time. 
1) Mode 1 [t 0 − t 1 ] (A-B):
At t 0 , both the current of L s and the voltage across C r1 are zero (ignoring the magnetizing current). When Q 1 and Q r1 are turned ON, V MV /2n is applied to the resonant tank; L s resonates with C r1 and C r2 . Equivalent circuit is given by Fig. 4(a) . Half of the resonant current i Ls charges C r1 , while the other half goes through C LV_dc and discharges C r2 . The operating point moves along the trajectory curve in Fig. 6 from point A toward point B. The center of the trajectory from A to B is (V MV /2n, 0). The radius equals to r max , which is V MV /2n. This operation mode is the same as the conventional series resonant converter and will be called resonant mode in this paper. The resonant current and the voltage across C r1 during this resonant period can be expressed as
2) Mode 2 [t 1 −t 2 ] (B-C):
Mode 1 ends when V Cr1 increases to V LV and V Cr2 reaches zero. The inductor current will transfer from the resonant capacitors to D 4 at t 1 . C r1 and C r2 are then bypassed, meaning that the converter enters the DAB mode. Fig. 4(b) gives the equivalent circuit of this mode. The voltage across L s is V MV /2n − V LV . The resonant current is given as
If V LV is smaller than V MV /2n, voltage across L s will be positive, leading to a linearly increasing of i Ls . As shown in Fig. 6(a) , the trajectory path will go upwards from points B to C. Otherwise, when V LV is greater than V MV /2n, there will be a negative voltage across L s that causes a linear decreasing of i Ls . Correspondingly, the trajectory path moves downward from points B to C as given in Fig. 6(b) . Fig. 5 gives the example waveforms when V LV is much lower than V MV /2n and i Ls ramps up.
3) Mode 3 [t 2 − t 3 ] (C-D):
By ignoring the switching transient when Q 1 turns OFF at t 2 , the primary current transfers from Q 1 to the antiparalleled diode of Q 2 as shown in Fig. 4(c) . i Ls (10) decreases linearly due to the negative voltage across L s . The trajectory in Fig. 6 for both the cases is moving downward from points C to D
4) Mode 4 [t 3 − t 4 ] (D): i
Ls decreases to zero at t 3 , and the converter will stay at this mode until Q 2 is turned ON. To simplify the analysis, we assume that V Cr1 and V Cr2 stay at zero or V LV , ignoring the resonant between the parasitic inductance and capacitance of the transformer and semiconductor devices. Under this condition, the operating point stays at D in Fig. 6 .
III. PREDICTIVE DUTY CYCLE CONTROL
The conventional resonant converter operates at its resonant frequency to achieve high efficiency, where its resonant tank has pretty low impedance. This means thatn the resonant current might reach a very high level in a short time when short circuit or overload happens [19] . In the proposed converter, if the load is heavier than R Crit , the converter will automatically enter resonant and DAB mixed operation when the voltages across the resonant capacitors are clamped to 0 or V LV by their paralleled diode, C r1 and C r2 are bypassed. This naturally transfers the resonant converter into a DAB converter. The impedance of the converter dramatically increases from near zero to jω r L s , which is quite helpful in limiting i L s under overload condition. This improvement, from the circuit perspective, limits the overload transient current.
Control approaches to limit the transient current are further considered. When overload operation is triggered, the duty cycle of Q 1 and Q 2 can be decreased to limit the the peak value of i Ls . From the former analysis, it is easy to find out that the peak value of i Ls appears within t 0 − t 2 interval. If V LV is lower than V MV /2n, i Ls increases before and after the resonant capacitors are being clamped. It reaches the maximum value at the end of the ON-time of the corresponding active switch. If V LV is higher than V MV /2n and the duty cycle is smaller than 0.25, the resonant capacitors will not be clamped; i Ls keeps increasing to the peak value until Q 1 or Q 2 turns OFF. If V LV is higher than V MV /2n and the duty cycle is larger than 0.25, i Ls will decrease after resonant to the peak current point at t 0 + T r /4, as shown in Fig. 6(b) . From the aforementioned cases, the peak current through L s can be expressed as
where the switching period T s = T r + 2t d . The plots of (11), using the parameters in Table I , are shown in Figs. 7 and 8. Fig. 7 shows I pk versus V LV and duty cycle in a 3-D plot where V MV equals to 6 kV. Fig. 8 gives the relationship between I pk and the duty cycle with V LV from 0-200 V and V MV equals to 3 kV. It can be seen that, I pk increases with a decreasing V LV and reaches the maximum when V LV is zero. When the duty cycle is samller than 0.25, a smaller duty cycle leads to a lower I pk . The worst case for I pk is when short circuit happens and the duty cycle is 0.5. Figs. 7 and 8 give the models that can be used for predictive peak resonant current control as shown in Fig. 9 . V LV is sensed to be the input of the predictive controller. Based on the customer predefined target function I pk (V LV ), the duty cycle can then be found as the output of the controller. Take V MV = 3 kV as an example, if a peak current of 38 A is needed when V LV = 0, a corresponding duty cycle 0.1 can be found using Fig. 8 . Notice when V LV ≥ V MV /2n, the peak current is intrinsically limited to V MV /2n Z r by the converter without resorting to duty cycle control.
IV. POWER STAGE DESIGN CONSIDERATIONS

A. Magnetizing Inductance L m and Dead Time t d Design to Best Utilize the 15-kV SiC MOSFET Module
The proposed hybrid dc-dc converter is designed for MV dc-dc applications by using the recently developed 15-kV/10 A SiC MOSFET. The SiC MOSFET is copackaged with a 15-kV JBS diode [5] , [10] , [11] . In order to secure full ZVS, magnetizing inductance has to be carefully designed, such that the output charge Q oss of the SiC modules Q 1 and Q 2 can be fully charged and discharged within the dead time t d
It has been discussed in [25] that there is a tradeoff between the magnetizing inductance and the dead time. For larger L m , longer dead time is needed for ZVS, thus the effective duty cycle decreases. This will lead to the increasing of rms resonant current (13) to deliver the same amount of power. If L m is smaller, the dead time can be shorter, but the rms resonant current may still be high because of the higher magnetizing current. To optimize the design, the output charge and the conducting resistance of the power MOSFET need to be accurately characterized first
where the switching period T s = T r + 2t d .
To obtain the output charge characteristic of the 15-kV SiC MOSFET module, a dynamic half-bridge test setup that can provide high accuracy measurement results was built [26] . Fig. 10 gives the measured results up to 6 kV. Then, the relationship between output charge and the drain to source voltage is derived by curve fitting. The result is shown in Fig. 10 and in
where V ds is the drain to source voltage of the MOSFET. With a 20 V gate to source voltage, the measured ON-resistance of the 15-kV SiC MOSFET is given in Fig. 11 . Based on the measured data, an R on model can then be obtained as Fig. 11 and
where R 0 = 0.875 and T 0 = 348.16 K. Using the derived Q oss and R on models, we are now able to find the maximum power handling capability of the hybrid dc-dc converter based on the 15-kV SiC MOSFET/JBS module by sweeping all possible designs using the flowchart in Fig. 12 with parameters listed in Table II . For a fixed TABLE II PROTOTYPE SWEEPING PARAMETERS output power, MV voltage, and switching frequency, there is always an optimized design that minimizes the losses and temperature of the 15-kV SiC MOSFET/JBS modules. A series of optimized designs are presented in Fig. 13 with V MV from 6 to 12 kV and switching frequency f s from 20 to 100 kHz. Natural convection is used to cool the MV SiC module by placing the module on a heatsink without fan (see Fig. 10 ). Since L m and t d are well chosen such that ZVS can be secured, conduction loss dominates the total power loss of the MV SiC modules. For certain power level and V MV , higher switching frequency means that larger portion of each switching period is used for ZVS and less effective time for power delivering, resulting in a higher conduction loss. To reach the same rated power, a higher V MV is necessary to reduce the current and thus the conduction loss. If a 12-kV V MV is used, 30 kW (at 100 kHz) to 40 kW (at 20 kHz) power can be delivered using the proposed topology with only two 15-kV SiC modules. If a better cooling system, such as forced air or forced water, is used, where the thermal resistance is much lower than 1.5°C/W, higher power capability can be further obtained. The 6-kV 10-kW prototype with 40-kHz switching frequency discussed in the following is also marked in Fig. 13 . In real application, dead time margin is needed to: 1) secure full ZVS of MV MOSFETs considering the parasitic capacitances of the transformer that are equivalently paralleled to the output capacitances of MV side MOSFETs and 2) extend the full ZVS voltage range and enlarge ZVS window to ensure higher system reliability.
B. Resonant Tank Design
Switching frequency f s is chosen based on the semiconductors' performance, overall system volume, and efficiency requirements. As mentioned before, the resonant tank is then designed to have a resonant frequency f r approximately equal to f s . As can be seen from (9)'C larger L s leads to an i Ls with slower increasing rate. From impedance point of view, larger L s value provides higher impedance for the converter during the DAB mode, which is helpful to limit i Ls . For a fix resonant frequency, large L s and small C r1 and C r2 values are preferred for better overload protection. However, C r1 and C r2 should be large enough that their voltage ripple is smaller than V LV /2 under normal load operation. Therefore, criteria (16) and (17) need to be met while designing the resonant tank
If a proper winding structure and core dimension are considered in the transformer design, the resonant inductor L s can be integrated into the transformer as its leakage inductor to further improve the power density.
V. EXPERIMENTAL RESULTS
With the 15-kV SiC MOSFET module, a 6 kV-400 V, 10 kW isolated dc-dc converter prototype is constructed. Switching frequency is chosen to be 40 kHz. Table III summarizes the key components and specifications. Fig. 14 shows the 6 kV-400 V steady-state waveforms under 10-kW full-load condition. The resonant current is link voltage is high, the dv/dt is only 3.75 kV/μs, which is much lower than the hard switching dV/dt. This ensures low Electromagnetic interference (EMI) noise and reduces the probability of any false trigger at the gate of Q 1 and Q 2 . Waveforms given in Fig. 15 demonstrate that ZVS of Q 1 and Q 2 can still be secured under no load condition. Efficiency from 20% to 120% load condition are measured and provided in Fig. 16(a) . The efficiency is greater than 97% over a wide load range. The peak efficiency is above 98%. A calculated loss breakdown is shown in Fig. 16 (b) at 10-kW output power. Calculated total loss is 211.9 W, showing a 16.9% difference compared with the measured 255-W power loss. The loss breakdown indicates the need to decrease LV side losses. This can be achieved by parallel additional LV side devices to reduce the conduction loss. The calculated MV MOSFET loss is only 6% of the total power loss. This implies that there is a large potential to increase the device utilization of the 15-kV SiC MOSFET modules by increasing the power level, input voltage, or both. This is clearly shown in Fig. 13 .
Short circuit is the worst case of overload scenarios. Fig. 17 shows the waveforms when short circuit happens at t OCP . The decreasing of V LV triggers the overload protection, and duty ratio decreases from 0.42 to 0.1 based on the proposed predictive duty cycle control. Short circuit protection is realized within one switching period (25 μs). The zoomed-in view of Fig. 17 is shown in Fig. 18 . It can be seen that i Ls is well controlled to be below 40 A when V LV equals to zero. According to Fig. 18 , there are resonances between the parasitic inductance and capacitances of the transformer and semiconductor devices when Q 1 and Q 2 are both turned OFF. This causes the starting point of i Ls to be 4 A instead of 0 A at t 0 . In the former analysis, the resonance was ignored in order to simplify the theoretical calculation. Thus, the resonant current i Ls has a higher maximum value than the calculated value given in Fig. 8 . Other than this, the experimental results agree with the previous analysis.
VI. CONCLUSION
In this paper, a novel isolated MV dc-dc converter was proposed by combining the resonant converter and DAB. Under normal load condition, it works as a pure resonant converter operating at its resonant frequency. So the soft switching and highest efficiency are achieved. When overload happens or during the start-up process, the converter operates in resonant and DAB hybrid modes. Because the resonant capacitors are bypassed by the paralleled diodes, the impedance of resonant tank is greatly increased and the transient current in the resonant tank is naturally limited. Predictive duty cycle control was proposed to further limit the overload current by precalculating the overload duty cycle. The full load range soft switching capability and cycle-by-cycle overload protection guarantees the ruggedness of the converter. Operation principle and design considerations were given for the proposed converter. A 6-kV, 40-kHz prototype based on 15-kV SiC MOSFET modules was developed. Test waveforms at no load and 10-kW full load validated the zero to full load range soft switching capability.
Measured efficiency is higher than 97% from light load to full load. Short circuit protection test results demonstrated a 25-μs overload protection speed. The power handling capability of the 15-kV SiC MOSFET in the proposed soft switching dc-dc is also analyzed, indicating a large potential to improve the power level of the dc-dc converter to 30-40-kW level without MV device parallel. The overall chip size of the MV SiC devices is less than 2 cm 2 ; hence overall system cost is minimized.
